


Language Processor

- not possible for us to write in machine lang for comp. better understanding
- thus we use h-L-L like C++, Java. But their source codes can't be executed directly by computer
- Lang Proc. converts (+translates) ~~mod~~ source codes into executable machine codes

Lang. Processing Activities



1 Prog. generation: generates prog. acc. to specs. in target PL.

→ prog. generator is s/w that accepts instructions from individual to generate prog

2. Prog execution → executes program for use in execution domain models

Translation

I/p: source prog.

O/p: target prog.

→ translates source program written into machine lang.

H.LL → M.Lang.

Interpretation

→ reads source prog and stores it

→ takes statement, det. its meaning and performs actions

→ CPU uses PC (prog. counter) to note address of next instruction

P: Fetch → decode → execute

LP.D.T

- Preprocessing of source text in source languages
- analysis of source text
- translation to target languages.

Assemblers

→ translates prog written in assembly lang into machine lang. code.

→ I/p is assembly lang code

→ O/p is machine code understandable by comp.

Compiler

- processor that converts HLL code into machine codes.
 - I/p is High level lang. taken as a whole
 - O/p is Machine code eq. to HLLang prog
 - task is performed only if source code is free of error.
- (time ↑↑, generates intermediate obj, C, C++, Java)


Interpreter

- process that converts HLL code into machine code line by line
 - finds any error then terminates execution
 - moves only when error is removed.
- (time ↓↓, no intermediate obj, Python, Matlab)

Macro Processor

- Instructions that are notational convenience for programmer
- For every occurrence, whole macro body gets expanded into main source code
- Macro processor replaces each macro instruction with its corresponding source code
- Involves Definition, Invocation and Expansion (DIE)

Compiler Design



⑤ Distributed system

→ communication through networks is made easier.

⑥ Special purpose system


⑦ provides nice computing env.

Types of OS

1) Batch operating system

→ no direct connection with comp.

→ Role of operator: groups similar jobs in batches
: sorts jobs with similar needs



Adv

•) ease in knowing time completion of job while in queue

•) Multitasking of batch

•) less idle time

•) easy mgmt.

Disadv

•) hard debugging

•) costly

•) failure of one job would make other jobs to wait

•) operators needs to be familiar with BS.

eg: Bank statement, payroll system.

2) Time sharing OS (Multitasking OS)

- every task is given particular time for execution.
 - tasks can be from single/multiuser.
- Quantum: time each task gets

Adv.


- every task equal opp.
- ~~Redundancy~~ reduction in sw duplication
- less idle time

Dis Adv

- not reliable
- D com people
- data not secure

Real time OS

- serves real time system
- processing need very small time interval
- response time: small TI.
- used for strict time req.



Adv

- Max utilization
- less time in task shifting
- more focus on app
- error free
- best memory allocation

Dis Adv

- limited task boundation
- expensive
- algo complexity

Eg: Scientific exp, medicals, robots etc

4) Distributed

→ modern OS

→ a user can access other resource files connected with n/w

Adv

→ once failure doesn't affect another.

→ Email inc. data exchange speed

→ loads on host comp reduces

→ reduced delay in data process

Eg: locus

Disadv

→ failure of main n/w stops entire connⁿ

→ not well defined lang all used.

→ expensive.

5) Multiprog. OS

→ chooses one ^{job} from pool of jobs keeping other in waiting.

→ small memory ~~can~~ ^{can} be used.

6) Parallel OS (Multiprocessor)

→ ~~at~~ using two CPU with single computer system

→ all CPU shares Bus, memory and other PPD

→ tightly coupled

→ systems are used where large vol data needed at high speed


Process : eg.

↳ Passive entity depicting files that contains set of instructions set on a disc. is called program.

↳ ~~acti~~ Process is active entity with the program counter for next instruction to execute and set of resources.

→ process is program in execution
→ instance of running.

Process state



90
00
855x
5550

Process Control Block (PCB)

- unique to every process
- maintained by OS
- identified by Integer process id.
- needed to track process

P state
P Privileges
P Id.
Pointers
Prog counters
CPU register
CPU scheduling
mem. mgmt Info
Acc. Info.
Status Info

Process scheduling.


Process scheduler schedules and selects an available process for execution.

- removal of running process from CPU and selecting another one on basis of some strategy
- done for meeting the type of OS being chosen

Process scheduling queues

- OS maintains PCBs in PQs
- 1 state = 1 queue
- change in state = change in queue

- ① Job queue: keeps all processes in system
- ② Ready queue: keeps set of processes in M.M., ready and waiting for execution
- ③ device queue: processes blocked by some because of unavailability of I/O device



state process model

Running

- actually executing
- new process by default comes here

Non Running

- waiting for execution
- interrupted, waiting for I/O

Schedulers

- handles scheduling in various ways
- decides which process should run

Long	Short	Medium
(JOB schedulers)	(CPU scheduler)	(process swapping)
→ fast	→ fast	→ medium
→ controls degree of multiprog.	→ provides lesser control over degree of multiprog.	→ reduces degree of multiprog.
→ selects process into pools	→ selects ready process	→ reintroduce process into memory


Context switching

- = when process is suspended due to interruption, its content must be saved so as to resume same process further.
- state & context is saved in process control block.
- after suspending and saving content of 1 process, CPU is switched to another process that is called context switch.
- highly dependent on h/w support.

Operation on Processes

① Process creation

→ created using `fork()` by another process
 Parent process: creating
 child process: created



② Process preemption

- interrupt mech
- running process is suspended
- next process is determined and executed
- makes sure all process get CPU time

③ Process blocking

- blocked as it is waiting for event
- after event it goes for execution

④ Process Termination

- end of execution

cooperating process.

- process that affects | gets affected by another process
- they might be sharing info

Adv

- ① Data sharing
- ② ↑ computation speed
- ③ convenient

methods of cooperation

- communication
- Sharing



Interprocess communication (IPC)

- needed in cooperating process for exchanging info and data.
- 2 fundamental models

- ↳ Shared memory
- ↳ Message passing

shared memory

Message passing




Precedence graphs

→ directed acyclic graphs where node corresponds to individual statement

```

S1;
count1 := 2;
FOR L1;
S2;
S4;
count2 := 2;
FOR L2;
S5;
go to L3;
L = S3;
L2: JOIN count1;
S6;
L3: JOIN count2;
S7.
    
```



Critical section problem

- If one process is executing in critical section, no other process is allowed to execute in critical section
- can only execute more than one process
- design to ensure that race condition among processes will never arise
- must provide mutual exclusion
- one process can't interrupt other processes in entering into critical section
- must predict bounded waiting time
- architectural neutral

Semaphores

- int variables that solves critical section problems
- makes use of wait and signal for synchronisation

Binary semaphore

wait ()

- decreases value of arg

if its +ve

- else no operation is performed

signal ()

- increments value of arg S

```
wait(S) {
```

```
    while (S <= 0); → S is stack until S != 0
```

```
    S = 0 - 1; S--;
```

```
signal(S) {
```

```
    S++;
```

```
}
```

Implementation:

```
struct semaphore {
```

```
    enum values (0, 1);
```

```
    queue < process > q;
```

```
P(semaphore s) {
```

```
    if (s.value == 1) {
```

```
        s.value = 0;
```

```
    }
```

```
    else {
```

```
        q.push(P);
```

```
        sleep();
```

```
    }
```

```
}
```




```

V (semaphores) {
if (s.value == 0
if (q is empty) {
    s.value = 1;
}
else {
    q.pop();
    wakeup();
}
}
    
```

~~Threads~~

Process	AT	BT	CT	TAT	WT
P ₁	0	5	5	5	0
P ₂	1	3	8	8 7	4
P ₃	2	8	16	14	6
P ₄	3	6	20 29	29 13	13



$$\frac{23}{2} = 10.5$$

Threads

- flow of execution of process code with its own prog counter, system registers & stack
- Basic unit of CPU utilisation
- can perform one task at a time
- process can be single threaded / multithreaded

Threads

- light weight
- no switching
- shares same resources

→ if one thread is blocked, other thread in same task can execute

Processes

- heavy weight
- requires switching
- each process has own resources

→ if one process is blocked, no other process can execute

CPU scheduling

Scheduling Criteria

- when CPU becomes idle, OS need to select one of process in ready queue to be executed. it done by CPU scheduler (short-term scheduler)

condition for CPU scheduling

↳ running process → waiting (waiting for I/O to terminate child process)

↳ running process → ready (due to interruption)

↳ waiting process → ready (when I/O f^a completes)

↳ process terminates


thus new process must be executed

preemptive scheduling: At times it is necessary to run a certain task process even as it is of higher priority, the other process running is sent to waiting state without being executed completely and another process is being executed.

non preemptive scheduling: one process can be executed if and only if another process has terminated execution or switched to waiting state due to some I/O tasks need to be completed (FCFS)

Scheduling criteria

- ① CPU utilisation: ↑↑ as possible (40-90%)
- ② throughput: no. of process / time
- ③ TAT: interval of time of submission to time of completion
- ④ WT: amt. of time spend by process in ready queue
- ⑤ response time: time taken to response to output.




scheduling algo.

① FCFS (First come First serve)

- maintained by FIFO queue.
- when process enters ready queue, PCB is linked to tail of queue and is sent to idle CPU through its head.
- non preemptive in nature

Process	AT	BT	RT	DT	WT
A	3 ✓	4	7	4	0
B	5	3	13	8	5
✓ C	0 ✓	2	2	2	0
D	5	1	14	9	8
E	4 ✓	3	10	6	3

Gantt chart



Disadvantage



- convoy effect: smaller process had to wait for longer time

② SJF (shortest Job first)


- non preemptive in nature
- if made preemptive then it is called SRTF (shortest Remaining Time first)
- if 2 processes have same burst time, then CPU decides according to FCFS algo

NON Preemptive SJF

Process	BT	WT	TAT
P ₁	3	2	5
P ₂	6	9	15
P ₃	4	5	9
P ₄	2	0	2



Process	AT	BT	CT	TAT	WT
P ₁	2	3	7	4	3
P ₂	1	4	16	15	11
P ₃	5	2	9	5	3
P ₄	0	6	6	6	0
P ₅	2	3	12	10	7



Adv

- minimum avg. waiting time
- Better avg. response as compared to FCFS


Disadv

- Process with TP (longest time) goes in starvation

~~SRTF~~ SRTF

Process	AT	BT	CT
P ₁	0	8	8
P ₂	2	4	4
P ₃	4	9	9
P ₄	6	2	2
P ₅	8	5	5

Gantt chart.



P	AT	BT	TAT	WT	CT	TAT	WT
P1	0	8	19		19	19	11
P2	2	4	6		6	4	0
P3	4	9	28		28	24	15
P4	6	2	8		8	2	0
P5	8	5	13		13	5	0

$$\frac{54}{5} = 10.8$$

$$\frac{26}{5} = 5.2$$


Round Robin Algorithm:

- design for time sharing system
- completing one system isn't imp
- same as FCFS but preemptive
- time quantum: unit of time in which processes time period is sliced
- preemptive in nature


TR = 3. Queue:

Process	AT	BT
P1	5	5 2
P2	4	6 3
P3	3	4 4 1
P4	1	8 6 3 6
P5	2	2
P6	6	3


~~P4 P5 P3 P2 P1 P6~~



Gantt chart




Preemptive



CT	TAT	WT
15	15	11
12	11	8
3	1	0
8	5	0
10	6	4


Preemptive

P	Process	AT	BT	CT	TAT	WT
2	P ₁	0 ✓	11	29	29	18 18
0	P ₂	5 ✓	28	67	62	34 28
3	P ₃	12	2	27	15	13 13
1	P ₄	2 ✓	10	39	37	27 27
4	P ₅	9	16	25	18	0 0



Multilevel Queue Scheduling

- multiple queues
- same priority = same queue
- each queue has its own algo



- ## Multiprocessor scheduling
- if ∞ CPUs are available load sharing becomes possible
 - xpu process scheduling is more complex as compared to single processor
 - In the cases when process are homogeneous
 - thus can use any processor

Approaches to multiprocessor scheduling

(AP1) Master server: scheduling decisions
I/O processing.

Rest processors: user code.

- ↳ Reduces data sharing
- ↳ called Asymmetric multiprocessing

(AP2) ↳ each processor is self scheduling

- ↳ scheduling ~~executes~~ proceeds by having scheduler in each processor
- ↳ Symmetric multiprocessing.

- Process Affinity - $\begin{cases} \rightarrow \text{soft} \\ \rightarrow \text{hard} \end{cases}$
- Load Balancing - $\begin{cases} \rightarrow \text{push migration} \\ \rightarrow \text{pull migration} \end{cases}$
- Multicore processors - $\begin{cases} \rightarrow \text{coarse grained multithreading} \\ \rightarrow \text{fine grained multithreading} \end{cases}$
- Visualisation and Threading

Deadlock → situation when each process is holding resource and waiting for another resource acquired by some other resource.

↳ set of processes are blocked

cause of deadlock

→ mutual exclusion → hold & wait → No preemption → circular wait

Concepts of Memory Mgmt:

- every process need memory for storing variables and code of instructions
- Mgmt of memory is required when there are more than one process at a time.
- mgmt avoids reading/damaging of processes' memory by each other

Functions

- ↳ keeping memory address
- ↳ deallocation technique
- ↳ determine allocation policy
- ↳ allocation technique

Requirements

- ↳ Relocation
- ↳ Protection
- ↳ sharing
- ↳ Logical organisation
- ↳ physical organisation

Address Binding

- allocates physical memory location to logical pointer by associating physical address to logical address

Steps of binding

- ↳ compile time: absolute code is generated at this time
 - in case memory location changes, it is necessary that code must be recompiled
- ↳ load time: compiler must generate relocatable code after compile time.
- ↳ execution time: process may move from one memory process to another thus binding is delayed till runtime.

Logical address

- generated by CPU
- referred as virtual address
- LAS (Logical address space): set of all LA generated by prog


- * MMU: mapping of virtual & physical address at runtime is done by it (Memory mgmt unit)
- * Relocation register: Base Register (added to each and every address)

Physical address

- address of main memory and actually loaded into Memory address Register
- PAS: set of all physical addresses corresponding to logical address
- at compile time $PA = LA$ but at execution time $PA \neq LA$

Swapping

- removing inactive process temporarily from memory
- done to allocate this memory to other process
- inactive process is copied to secondary mem.
- when it is swapped back, it's image (current state) is copied into new block allocated by mem. manager.



dispatcher: when a process is being decided to be executed, it is used.

Ready queue: all processes whose memory images are on the backing store or in memory and are ready to run are placed.

→ address binding at load time: process is moved to same location of page one


at execution time: can be addressed where it is computed during execution time

→ well suited for time sharing OS.

*contiguous and non contiguous memory

→ size of mem & access time

→ thus we need 2 diff memory. thus we have main memory & secondary



→ OS will decide which process will reside in which part of MM.

→ CPU generates LA (S.M) which is translated into PA (M.M) using for accessing main memory

Contiguous memory

→ process allocation from SM to MM is contiguous (कतक एतक एतक) in nature.

→ whole process is fetched at once.

Advantages
↳ access time ↓↓

* Internal fragmentation → problem arises when
→ we have enough space for allocations but
unable to do so due to space contiguous
fashion.

Adv ↳ access time ↓↓, ↳ address translation
Disadv ↳ external fragmentation

Non contiguous memory

↳ process is splitted into small chunks
in order to store it in MM.

↳ eg: linked list

↳ data arranged anywhere in first chunks
points at next chunk

↳ can't access any random chunk (except
first) ~~store~~ directly.

Adv ↳ no external fragmentation

disadv ↳ low access speed, ie access time ↑↑

contiguous memory allocation


fixed size
partition

variable
size partition

Contiguous memory allocation (techniques)

① Fixed size partitioning

→ capacity is divided in fixed chunks.



Problem: Internal fragmentation

- wastage of size due to fixed partitioning as we haven't designed partition according to process size.
- one partition \approx one process
- one partition can't be used

② Variable sized partitioning (Dynamic)

- no partition of capacities initially
- no size of new chunk \approx size of process.
- no internal fragmentation

algos for contiguous memory allocation

~~First fit to first process~~

First fit:

- follow FCFS for allocation of memory.
- searches from left to right for empty block.
- process are also chosen acc. to FCFS also.
- in variable sized partition, reqd. sized is allocated and rest is partitioned for rest other processes.

Best fit:

- search for every block which is free
- allocate in smaller block first which is free
- process chosen again acc. to FCFS.

- sometimes causes an external fragmentation
- fixed size: it performs best
- variable size: it performs worst.

worst fit:

- allocate largest block first which is free.
- actually works best in variable size partitioning.

* condition of external fragmentation:

$$\text{size}(\text{process}) > \text{size}(\text{Available})$$


* Internal fragmentation = wasted in fixed sized partition

* External fragmentation = size of process (case when $\text{size}(\text{process}) > \text{size}(\text{chunk})$)

Paging

Address Translation

- CPU generates ~~memory~~ address for SM only
- It doesn't know ^{address} MM
- Imp data is retrieved by converted from LA to PA
- needed as search time for SM is more due to its large size
- thus we convert LA to PA for shorter access time
- we pick SM which is contiguous memory fashion



relocation register: contains base address

- * limit register: limits access of data until the authorised access. used for security issues
- * ~~process~~ accessing gets trapped if not passes condition.
- * $LA = PA + \text{relocation register address}$
- * $PA < LR$

Paging

- we switch to non contiguous memory allocation just to eliminate problem of external fragmentation
- we'll partition SM as well as MM when we talk about non contiguous memory.
- we will ~~pass~~ divide each part SM into equal sized partition that is called page

* pages: SM divided into equal sized partitions then it is called pages

→ we also divide MM into small equal sized partitions that are called frames.

* frames: MM divided into equal sized partitions then parts are called frames

* frame size depends on page size

$$\text{frame size} = \text{page size}$$

→ wherever we find empty frame in MM, we just fill the space with our process divided in pages.

- done for avoiding external fragmentation
- we've divided process into pages

Address translation in paging.

→ CPU generates LA

→ LA divided into $\rightarrow \boxed{P \mid d}$

$P = \text{page no.}$ $d = \text{instruction offset.}$

→ CPU creates such type of LA for non contiguous memory automatically

→ frames in MM contains Pages similar to linked list i.e. address of ~~prev~~ ^{next} page is

→ ad stored in pointer in previous page


→ we have base address initially

→ if we do this then we suffer from very slow access

→ for this disadvantage

we maintain data structure called Page Table contain no. of entries

no of entries = no of pages in SM



actual working of Paging

Advantages → fast access → no external fragmentation

Disadvantage → we may suffer from internal fragmentation





Size of address → no of address required

if we have n bit address and size of each chunk is 1B (generally) then

$$\text{Size of memory} = 2^n \times 1B$$

$$2^{10} = 1K \quad 2^{20} = 1M \quad 2^{30} = 1G \quad 2^{40} = 1T \quad 2^{50} = 1P$$

Numerical on paging.



SM

MM


LA = 24 B PA = 16 B PS = 1KB

Size of memory = $2^4 \times 2^{20} \times 1B$
 = 16 MB

Size of MM = $2^6 \times 2^{10} \times 1B$
 = 32 KB


Page Size = $\frac{1KB}{1B} = 1024 \text{ locations} = 2^{10}$

Page size will always = frame size



Segmentation

- A program is a collection of segments.
- most common way to achieve memory protection



segmentation size

→ instruction of operand contains a value that determines a segment and offset within that segment

→ a segment has a set of permissions & length associated with it

→ memory mgmt converts segment into memory address


Types of segmentation

① Virtual memory segment: each process is divided into no. of segments, all of which do not resident any pt. of time.

② Simple segment: each process is divided into no. of segments all of which are loaded into memory of runtime.

Segmentation with paging


- Segmentation is combined with paging to get better results and features
- MM $\xrightarrow{\text{divided}}$ variable size segment $\xrightarrow{\text{divided}}$ fixed sized page
- page are smaller than segments
- LA is represented as



Translation to LA to PA

- EPL \rightarrow LA \rightarrow seg
- CPU generates LA that contains

Segment no | segment offset



Multilevel Paging

Paging Numericals.

- LAS : size of process
- PAS : size of MM
- LA : NO of bits reqd. to represent LAS
- PA : NO of bits reqd. to represent PAS
- Pages : LAS divided in eq. blocks
- Frames : PAS (MM) divided in eq blocks
- Page size = size of Partition = Frame size
- Page offset : NO. of bits rep. particular byte in page
- PTE : identify frame no.
- PTS : no. of entries in page table

Q. LAS = 128 KB PAS = 128 KB
 Frame size = Page size = 4 KB.

~~LA = 128 KB~~

LA = $128 \times 2^{10} \text{ B} = 2^{17} \text{ B} \rightarrow 17 \text{ bits}$

PA = $128 \times 2^{10} \text{ B} = 2^{17} \text{ B} = 17 \text{ bits}$

Page offset \Rightarrow

Page size = 4 KB = $2^2 \times 2^{10} = 2^{12} \text{ B}$

12 bits

Pages = $\frac{128 \text{ KB}}{4 \text{ KB}} = 32 \text{ Pages}$

Frames = 32 Frames

PTE = 32 * 5

PTS = $2^5 \times 5 = 160 \text{ Bits}$

LAS	PAS	LA	PA	Page Size	Page offset	Pages	Frames	PTE
128 KB	128 KB	17 Bits	17 Bits	4 KB	12	32	32	5 B
256 KB	1 MB	18 Bits	20 Bits	4 KB	12	64	256	8 B
1 MB	256 KB	20 Bits	18 Bits	1 KB	10	1024	3256	8 B
1 MB	512 MB	20 Bits	29 Bits	2^{12}	12	256	2^{17}	17 B
4 MB	2 MB	22 Bits	21 Bits	2^{12}	12	256	29	9 B
4 MB	4 MB	22 Bits	22 Bits	2^{14}	14	28	28	9 B

LA = $\log_2(\text{LAS})$ Page offset = $\log_2(\text{Page size})$

PA = $\log_2(\text{PAS})$ Pages = LAS

Frames = PAS

Page Size (frame)

PTE = $\log_2(\text{frames})$

PTS = No. of pages * size of each entry in PTE
 (for byte addressable)

Multilevel Paging

- more than one page table

$$LA = 22 \text{ bits} \quad \text{thus} \quad LAS = 2^{22} \text{ B}$$

$$\text{Page Size} = 4 \text{ KB} \quad \text{offset} = 2^{12} \text{ B} = 12 \text{ bits}$$

$$\text{Page no} = \left(\frac{LAS}{\text{Page Size}} \right) = \log_2 LAS - \log_2 \text{Page Size}$$

$$= LA - \text{offset}$$

$$= 22 - 12 = 10$$

$$\text{Pages in process} = 2^{10} = 1 \text{ K pages}$$

$$\text{PTE} = 4 \text{ B}$$

$$\text{PTS} = (1 \text{ K} * 4) \text{ B} = 4 \text{ KB}$$

working set: Portion of SM in MM in

that could be counted in ~~reference~~

PTS referred (time period = principal of locality)

20 B → Page table will be in main

64 B memory

1024 B

544 B

1152 B

256 B

concept of multilevel paging

$$a. \quad LA = 32 \text{ Bits} \quad (\text{process size} = 2^{32})$$

$$\text{page size} = 4 \text{ KB} = \text{Frame size}$$

$$\text{NO of pages} = \frac{2^{32}}{2^{12}} = 2^{20} \text{ pages}$$

$$\text{PAS (MM)} = 2^{44} \text{ B} \quad (\text{NOT possible but we'd assume})$$

$$\text{NO. of frames} = \frac{2^{44}}{2^{12}} = 2^{32} \text{ Frames}$$

$$\text{PA} = 32 \text{ Bits} \quad (\text{bits req'd in one frame})$$

MM and PT doesn't contain Page no. but has there is array that hold page no. of PT outside

$$\begin{aligned} \text{PTS} &= \text{no. of pages} \times \text{bits in frame} \\ &= 2^{20} \times 32 \text{ bits} \\ &= 2^{20} \times 4 \text{ bytes} \\ &= 4 \text{ MB} \end{aligned}$$

NR

Q. Given

$$\text{LA} = 48 \text{ bits}$$

$$\text{Page size} = 16 \text{ KB}$$

$$\text{PTE} = 4 \text{ B}$$

Required data

PT 1, PT 2, PT 3, Address

Split

$$\text{LA} = 48 \text{ b} \Rightarrow \text{LAS} = 2^{48} \text{ B}$$

$$\text{Page Size} = 16 \text{ KB} = 2^{14} \text{ B}$$

$$\text{No. of pages} = \frac{2^{48}}{2^{14}} = 2^{34} \text{ Pages}$$

Page table level 1.

$$\text{No. of Pages} = 2^{34}$$

$$\text{PTS} = 2^{34} \times 2^2 = 2^{36} \text{ B}$$

Since

$$2^{36} > 2^{14} \text{ or}$$

$$\text{PTS} > \text{Page Size}$$

thus we go for another level paging

Page table level 2

$$\text{No. of pages in PT 2} = \frac{2^{36}}{2^{14}} = 2^{22} \text{ pages}$$

$$\text{PT 2 S} = 2^{22} \times 2^2 = 2^{24} > 2^{14}$$


thus we go for another level paging

Page table level 3

$$\text{No. of pages} = \frac{2^{24}}{2^{14}} = 2^{10} \text{ pages}$$

$$\text{PT 3 S} = 2^{10} \times 2^2 = 2^{12} < 2^{14}$$

can fit in frame



Q. $PS = 4KB$ Page Size = $4KB$
 $PTS = 4KB$ level of Paging = 1
 $PTE = 4KB$

LAS = ?

$PT = 4KB$ page size = $4KB$
 thus level of paging = 1 as $PT = Page\ Size$.

$PTS = 4KB$ $PTE = 4KB$
 NO. of Pages = $\frac{4KB}{4KB} = 1K$ pages

LAS = $1K \times 4KB = 4 \times 2^{20} B = 4MB$

segmentation

Unit 4 (OS)

Virtual Memory (VAS = Virtual Address Space)

- not actual memory.
- adv: process size > main memory, OS helps in executing process
- user gets illusion that MM is big enough to execute program.
- process creation is done in SM.
- VAS is limited to SM (being cheap)
- process is divided in parts and MM executes all parts one by one.

⊛ #

Main advantage: Degree of multiprogramming ↑↑

Virtual Memory
→ not actual memory \leftrightarrow if ~~process~~
 \leftrightarrow if size (process) $>$ size (MM), OS helps in
execution using this concept (makes use an
illusion)

~~→~~ \leftrightarrow main advantage: Degree of multiprogram-
-ming is high.
 \leftrightarrow process are arranged in MM non-contiguously
 \leftrightarrow need keep 1 bit in Page table that tells
whether process is present/not in MM.

→ if page we are searching is not present in MM, then it results in page fault.

Page table attributes

Pno	Fno	D/A	D	R	P

Pno: Process no

Fno: Frame no

D/A: present/absent in MM

D: Dirty Bit (updates modifications are done in process in MM)

①
②
③
④
⑤
⑥
⑦
⑧
⑨
⑩
Process with Dirty Bit = 1 must need to have changes in secondary memory as well.

(this modification is called writeback)

Reference Bit (R): no. of ^{these} pages referred in last clock cycle. are marked (1) ~~True~~.

Protection Bit (P): rights of access to the data.

* Demand Paging

→ don't load any page until required
Problem: page fault

* Page fault: Page you are searching in MM is actually not present in MM.

* Content switching: currently running process is stopped and OS request to start another process.

MMAT = ns. CST (U → OS) = microsecond

HD to MM = ms. CST (OS → U) = microsecond.

* Thrashing

Thrashing: Req'd. when there are page faults → page faults → OS fetches page from SM. and do content switching with Page in MM, if it happens at high rate, OS need to spend time for it. This is called thrashing.

* Locality of Reference: \rightarrow ~~for~~ only those pages are referenced that takes place in lifetime of any running process.

- \rightarrow ~~reduces~~ the access time
- \rightarrow takes time for first time then it doesn't take much time.
- \rightarrow stores pg no & fr. no after 1st access
- \rightarrow ~~costly~~ (as it is ~~slow~~) makes use of cache mem.
- \rightarrow entire TLB needs to be cleaned ~~just~~ when we want to do context switching.
- \rightarrow cache memory is faster than MM but cheaper than Register.

TLB is also called Associative memory

- \rightarrow makes use of TAG, for frame no. searching
- \rightarrow ~~makes conversion of VAS \rightarrow TMS eas~~
- \rightarrow we need to access any element for the first time in MM but after 1st access, it gets added in our TLB
- \rightarrow thus we don't need to access MM again and again.


$$\text{TLB Hit} = (\text{TLB} + \text{MM}) \quad \text{TLB Miss} = (\text{TLB} + \text{PT} + \text{MM})$$

EMAT \rightarrow if TLB Hit = $x\%$ TLB miss = $(1-x)\%$

$$\text{EMAT} = \frac{x}{100} (\text{TLB} + \text{MM}) + \frac{(1-x)}{100} (\text{TLB} + \text{PT} + \text{MM})$$

Number

\rightarrow Such state is called Thrashing.
Since because of this CPU utilisation will reduce



Solution to Thrashing is Page Replacement algo
page fault amount α time reqd for memory access

Numericals

d. Page fault service time = 10ms

avg. memory access time = 20 ns

one page fault generated after every 10^6 memory access

$$EMAS = p(\text{page fault service time}) + (1-p)(MAT)$$

$$= \frac{1}{10^6} (10) * 10^6 + \left[1 - \left(\frac{1}{10^6} \right) * 20 \right]$$

$$= 30 \text{ ns (approx)}$$

Demand Paging

↳ it becomes difficult to decide whether any part of process (page) that is kept in MM could be useful or not.

↳ Thus to overcome this problem we introduced demand paging

↳ It suggests to keep all pages of process in SM until they are required.

Page replacement and frame allocation


Virtual Memory
Implementation

↓
Frame
allocation

↓
Page
Replacement

Frame Allocation
 - deciding which process will get how many frames to fill pages into them.
 min limit: no. of pages held by instruction
 max limit: whole process


(1 for code)
 (2 for data)
 (1 for stack)



Page Replacement Algorithm

1) Optimal

→ that page needs to be replaced that doesn't have to be referred much in future
 → problem is we can't predict future at times
 → considers future references



~~1) LRU~~


~~4, 7, 6, 1~~

2) FIFO (First in First out)

4, 7, 6, 1, 7, 6, 1, 2, 7, 2

F=3

→ we need a queue



total Page Faults = 6.


3) LRU (Least recently used)

4, 7, 6, 1, 7, 6, 1, 2, 7, 2

F=3

→ see the past data

→ least frequently added is preferred.



total PF = 6.

Huge disadvantage: At times new page that has to be accessed from MM might have been replaced very just frequently by another page.

more algo:

→ not recently used PR algo

→ Second chance PR

→ clock PR.


Local → even though space (MM) is free, then we'd replace page.
 Local → if all the frames allocated to a process are filled and one more page needs to be added to the frame, then we'd need to replace any of the page from the allocated frame with new page irrespective that there is more space in MM. ↑ [Preferred]

Global → New page can be replaced by any least priority page in MM irrespective of fact that we can only allocate frames. It is not necessary that we need to allocate frames only those frames that are allocated to process.

Page Replacement algo numerical.

0100 0200 0430 0499 0510 0530 0560
 0120 0220 0240 0260 0320 0370

Each page contains 100 records thus, pages:
 1 2 4 4 5 5 5 1 2 2 2 3 3
 we have only one memory frame.




no. of PF = 7.

Hit ratio = $\frac{6}{13} = \frac{TP - PF}{TP}$ Miss ratio = $\frac{7}{13} = \frac{PF}{\text{Total Pages}}$


Q. 1, 2, 3, 2, 4, 1, 3, 2, 4, 1

LRU




$PF(LRU) = 9/10$

Optimal



$PF(\text{optimal}) = 5/10$

FIFO



$PF(Fifo) = 6/10$

(b) optimal < FIFO < LRU

Q. A memory page contains a heavily used variable that was initialised very early and is in constant use is removed when — is used.

1) LRU

2) FIFO

3) LFU

4) None

Q. → system uses FIFO policy

→ 4 page frames with no page loaded

→ access pages (distinct) and then same in reverse order

→ no. of Page faults ?

a) 196 b) 192 c) 197 d) 195

Ans. $100 + 100 - (4) = 200 - 4 = 196$.

↳ Pages hit

Belady Anomaly

→ no. of frames allocated when increase also increases the no. of page faults occurring

→ This ^{unexpected} condition is called Belady's Anomaly

→ occurs in FIFO

Stack Property

→ identify whether Belady Anomaly will occur or not.

→ page ~~not~~ available in frame with lower no. of frames but not in method with higher no. of frames

Demand Segmentation

- similar to demand Paging
- used when there is insufficient hardware available to implement demand paging.
- There is valid bit in segment table that specify presence of segment in physical mem.
- absence of segment in MM results in segment fault.
- allows pages (referenced to each other) to be brought in memory together to decrease no. of page faults.

Role of OS in security

- security mgmt of an OS helps in implementing mechanisms that secure and protect the computer system internally and externally.
- OS must protect itself from security breaches such as runaway processes, memory access violation, stack overflow, launching of programs with excessive privileges etc.

Security Breaches

- occurs when an intruder gains unauthorised access to an organisation protected system and data.

Disk schedule.

we need to perform read/write opⁿ of data present in disk.

outcomes are possible - ① success, ② failure.

partial success

The techniques that OS uses to determine the request which is needed to be satisfied is called disk scheduling.

It is required to maintain efficiency and speed of process execution.

Terminology

Platter - cylindrical disks present at disk.

Spindle - spins platter.

read/write head: performs R/W operations.


NO of read/write head = $2 * \text{NO. of platter}$.

Tracks: disk platter is divided into ~~into sectors~~ ^{into} tracks with concentric circles.

Sectors: ~~platter~~ ^{track} divided into small parts.

Cylinders: logical view of all ~~cylinders~~ tracks with same radius.

HD \rightarrow platters \rightarrow tracks \rightarrow sectors.
collection of collection of collection of



* seek time: time taken by magnetic heads to reach desired ^{track} segment from its initial position.

* latency time: time taken by mag. head to reach desired sector from its initial position.

* slotment unit = $ST + LT$

* Density: NO. of bytes in unit track.

* Transfer time = Read Time + access Time.

(also depends on speed of rotation of disk & no. of bytes transferable)

Disk access Time = ST + TT + LT

Bad sectors: Sector that can't decide whether to read 0 or 1


Disk Scheduling algo.

1) FCFS

→ first cylinder which comes first will get read/write opⁿ first.

Q. Disk has 201 cylinders, Initial position of r/w head = 100. → queue of disk access req:

30 85 90 105 110 135 145



Ans 90 is accessed after 2 req. (30 then 85)

Total arm movement:

$$(100-30) + (85-30) + (90-85) + (105-90) + (110-105) + (135-110) + (145-110)$$

$$= 70 + 55 + 5 + 15 + 5 + 25 + 10$$

$$= 125 + 20 + 30 + 10$$

$$= 145 + 40$$

$$= 185$$

Adv

→ each & every req. gets chance for execution

→ indefinite postponement X X


Disadv.

→ can't optimize ST or AM

→ doesn't give good performance at times

SSTF Disk scheduling (shortest seek time first) -
 seek time calculated in advance
 response time ↓ & throughput ↑

same Q. 30 85 90 105 110 135 145



Total ~~arm~~ mov
 90 is serviced after 2 requests (105 then 110)
 arm movement
 $\therefore (110 - 100) + (110 - 90) + (90 - 85) + (135 - 85) + (145 - 135)$
 $+ (145 - 30)$
 $= 10 + 20 + 5 + 50 + 10 + 15 = 30 + 55 + 125$
 $= 30 + 180 = 210$

Adv (mostly) Disadv
 \rightarrow Avg response time ↓ \rightarrow seek time (in adv) it's overha
 \rightarrow system throughput ↑ \rightarrow May occur starvation

3) Scan disk scheduling (elevator).
 \rightarrow goes unidirectional first and then reverses order for executing rest disks.

same Q. 30 85 90 105 110 135 145

