


## Language Processor

- not possible for us to write in machine lang  
for comp. better understanding
- thus we use h-L-L like C++, Java. But  
their source codes can't be executed directly  
by computer
- Lang Proc. converts (translates) mad source  
codes into executable machine codes

## Lang. Processing Activities



1 Prog. generation: generates prog. acc. to specs.  
in target PL.

→ prog. generator is s/w that accepts instruction  
from individual to generate prog

2. Prog execution → executes program for  
use in execution domain  
models

### Translation

I/p: source prog.

O/p: target prog.

→ translates source  
program written into  
machine lang.

HLL → M-Lang.

### Interpretation

→ reads source prog and  
stores it

→ takes statement, det. its  
meaning and performs  
actions

→ CPU uses PC (prog. counter)  
to note address of next  
instruction

P: Fetch → decode → execute

### L.P.D.T

- Processing of source text in source languages
- Analysis of source text
- Translation to target languages.

### Assembler:

- translates prog written in assembly lang  
into machine lang. code.
- I/p is assembly lang code
- O/p is machine code understandable by comp.

## Compilers

- processor that converts HLL code, into machine codes.
- I/p is High level lang taken as a whole
- O/p is Machine code e.g. to HLL lang progr
- task is performed only if source code is free of error.

(C, C++, Java)  
(time ↑↑, generates intermediate obj)

## Interpreters


- process that converts HLL code into machine code line by line
- finds any error then terminates execution
- moves only when error is removed

(C, Python, Matlab)  
(time ↓↓, no intermediate obj)

## Macro Processor

- Instructions that are notational convenience for programme
- For every occurrence, whole macro body gets expanded into main source code
- Macro processor replaces each macro instruction with its corresponding source code
- Involves Definition, Invocation and Expansion  
(DIE)

## Compiler Design



## ④ Distributed system

→ communication through networks is made easier

## ⑤ Special purpose system


⑥ provides nice computing env.

### Types of OS

#### 1) Batch operating system

→ no direct connection with comp.

→ Role of operator : groups similar jobs in batches  
: sorts jobs with similar needs



#### Adv

- ease in knowing time completion of job while in queue
- Multusage of batch
- less idle. time
- easy mgmt.

#### D Adv

- hard debugging
- costly
- failure of one job would make other jobs to wait
- operators needs to be familiar with B.S.

e.g.: Bank statement, Payroll system.

## 2) Time Sharing OS. (Multitasking OS)

- every task is given particular time for execution.
- tasks can be from single/multi user.
- quantum: time each task gets

Adv.

- every task equal opp.
- ~~redundancy reduction~~ in software duplication
- less idle time

Dis Adv.

- not reliable
- P com people.
- data not secure

## Real-time OS.

- serves real time system
- processing need very small time interval.
- response time: small TI.
- used for strict time req.



### Soft RTOS

- less strict for time constraints

### Hard RTOS

- very strict for time constraint
- needed to avoid accidents

Adv.

- max utilization
- less time in task shifting
- more focus on app
- crash free
- best memory allocation

Dis Adv.

- limited task load
- expensive
- algo complexity

Eg: Scientific eng, medicals, robots etc

#### ④ Distributed

→ modern OS

→ a user can access other resource files connected with n/w

#### Adv

→ one failure doesn't affect another.

→ Email etc. data exchange → speed

→ loads on host comp reduces → expensive.

→ reduced delay in data process

Eg: Locus

#### Disadv

→ failure of main n/w  
stops entire conn.

→ not well defined  
among all used.

#### 5) Multiprog. OS

→ chooses one job from pool of jobs  
keeping others in waiting.

→ small memory can also be used.

#### 6) Parallel OS (Multiprocessor)

→ all using two CPU with single computer system

→ all CPU shares Bus, memory and other PPD

→ tightly coupled


→ systems all used with large vol data  
needed at high speed

Process :

eg.

- ↳ Passive entity depicting files that contains set of instructions set on a disc is called program.
- ↳ active process is active entity with program counter for next instruction to execute and set of resources
- process is program in execution
- instance of learning.

Process states



## Process Control Block (PCB)

- unique to every process
- maintained by OS
- identified by Integer process id.
- needed to track process

## Process scheduling.

Process scheduler schedules and selects an available process for execution.

Date: \_\_\_\_\_  
Page No. \_\_\_\_\_

Process

P State
P Privileges
P ID
Pointers
Page counters
CPU register
CPU scheduling
mem. mgmt Info
Acc. Info
Status Info

- removal of running process from CPU and selecting another one on basis of some strategy
- done for meeting the type of OS being chosen

## Process scheduling queues

→ OS maintains PCBs in PS Q's


→ 1 State = 1 queue

→ change in state = change in queue

① Job queue: keeps all processes in system

② Ready queue: keeps set of processes in M.M., ready and waiting for execution

③ Device queue: processes blocked by some because of unavailability of I/O device



## state process model

### Running

- actually executing
- new process by default comes here

### Non Running

- waiting for execution
- interrupted, waiting for I/O

## Schedulers

- handles scheduling in various ways
- decides which process should run

### Long

(I/O Schedulers)

→ follows

→ controls  
degree of  
multiprog.

→ selects

process into  
blocks

### short

(CPU scheduler)

→ fast

→ provides  
lesser control  
over degree of  
multiprog.

→ selects

ready process

### Medium

(process swapping)

→ medium

→ reduces

degree of  
multiprog.

→ re-introduce

process into  
memory

## context switching

→ when process is suspended due to interruption, its context must be saved so as to resume same process further.

→ state of context is saved in process control block.


→ after suspending and saving context of 1 process, CPU is switched to another process that is called context switch.

→ highly dependent on h/w support.

# Operation on Processes

## ① Process creation

- created using fork() by another process
- Parent process : creating
- Child process : created



## ② Process preemption

- interrupt mech
- running process is suspended
- next process is determined and executed
- makes sure all processes get CPU time

## ③ Process Blocking

- blocked as it is waiting for event
- after event it goes for execution

## ④ Process Termination

- end of execution

cooperating processes.

- process that affects 1 gets affected by another process
- they might be sharing info

Adv

- ① data sharing
- ② ↑ computation speed
- ③ convenient

Methods of cooperation



- communication → Sharing

Interprocess communication (IPC)

- needed in cooperating process for exchanging info and data.
- 2 fundamental models
  - ↳ Shared memory
  - ↳ message passing

Shared Memory

Message Passing



## Precedence graphs

→ directed acyclic graphs where node corresponds to individual statement

$S_1;$

count1 := 2

FORK L1;

$S_2;$

$S_4;$

count2 := 2

FORK L2;

$S_5;$

EOP TO L3;


$L = S_3;$

L2 : JOIN count1;

$S_6;$

L3 : JOIN count2;

$S_7.$



## Critical section problem

- if one process is executing in critical section, no other process is allowed to execute in critical section
- can only execute more than one process
- design to ensure that race condition among processes will never arise
- must provide mutual exclusion
- one process can't interrupt other processes in entering into critical section
- must predict bounded waiting time
- architectural neutral

## Semaphores

- unit variables that solves critical section problem
- makes uses of wait and signal for synchronisation

### Binary semaphore

wait ()

- decreases value of arg if its +ve

→ else no operation is performed

signal ()

- increments value of arg S

wait (S) {

while ( $S \leq 0$ ) → S is stuck until  $S! = 0$

~~$S = 0$~~   $S--;$

{

signal (S) {

$S++;$

{

### Implementation :

struct semaphore {

enum values (0, 1);

Queue < process > q;

{ P(semaphore s) {

if ( $s.value == 1$ ) {

$s.value = 0;$

{

else {

Qopush (P);

sleep ();

{

{

$V$  (semaphores) {

if ( $s.value \Rightarrow 0$ )

if ( $q.q \text{ is empty}$ ) {

$s.value = 10;$

}

else {


$q.pop();$

} wakeup();

}.

threads

Process	AT	BT	CT	TAT	WT
P <sub>1</sub>	0	5	5	5	0
P <sub>2</sub>	1	3	8	7	4
P <sub>3</sub>	2	8	16	14	6
P <sub>4</sub>	3	6	22	19	16



$$\frac{23}{2} = 10.5$$

## Threads

- flow of execution of process code with its own prog counter, system registers & stack
  - Basic unit of CPU utilisation
  - can perform one task at a time
- process can be single threaded / multithreaded

## Threads

- light weight
- no switching
- shares same resources

## Processes

- heavy weight
- requires switching
- each process has own resources

- if one thread is blocked, → if one process is other thread in same task can execute

blocked, no other process can execute

## CPU scheduling

### Scheduling criteria

- When CPU becomes idle, OS need to select one of process in ready queue to be executed. i.e. done by SPU scheduler (short - term scheduling)

### Condition for CPU scheduling

- ↳ running process → waiting process (waiting for I/O to terminate child process)
- ↳ running process → ready (due to interruption)
- ↳ waiting process → ready (when I/O completes)
- ↳ process terminates  
thus new process must be executed

Preemptive scheduling: At times it is necessary to run a certain task process even as it is of higher priority, the other process running is sent to waiting state without being executed completely and another ~~task~~ process is being executed.

non preemptive scheduling: one process can be executed if and only if another process running process has terminated execution or switched to waiting state due to some tasks need to be completed (FCFS)

### Scheduling criteria

①

→ CPU utilisation : ↑↑ as possible (40-90%)

→ ② throughput : no. of process / time


→ ③

→ TAT : interval of time of submission to time of completion

④

→ WT : amt. of time spent by process in ready queue

→ Response time : time taken to response to output




## Scheduling algo:

### ① FCFS (First come First serve)

- maintained by FIFO queue.
- when process enters ready queue, PCB is linked to tail of queue and is sent to idle CPU through its head.
- non preemptive in nature.

Process	AT	BT	TAT	WT
A	3	4	7	4
B	5	3	13	8
C	0	2	2	0
D	5	1	14	9
E	4	3	10	6

gantt chart



Disadvantage

- convoy effect: smaller processes had to wait for longer time.

### ② SJF (shortest Job first)

- non preemptive in nature


→ if made preemptive then it is called SRTF (Shortest Remaining Time First)

- if 2 processes have same burst time, then CPU decides according to FCFS algo


## Non Preemptive SJF

Date / / Page no. / /

Process	BT	WT	TAT
P <sub>1</sub>	3	2	5
P <sub>2</sub>	6	9	15
P <sub>3</sub>	4	5	9
P <sub>4</sub>	2	0	2



Process	AT	BT	CT	TAT	WT
P <sub>1</sub>	3	1	4	4	3
P <sub>2</sub>	1	4	15	15	11
P <sub>3</sub>	2	2	9	5	3
P <sub>4</sub>	0	6	6	6	0
P <sub>5</sub>	2	3	12	10	7



Adv.

→ minimum avg. waiting time

→ Better avg. response as compared to FCFS


Disadv.

→ Process with TP burst time goes in starvation

## SR SJTF

Process	AT	BT	ST	ET	SJTF
P <sub>1</sub>	1	0	8	8	8.75
P <sub>2</sub>	2	9	9	17	7.75
P <sub>3</sub>	4	9	9	18	4
P <sub>4</sub>	6	2	11	13	2.5
P <sub>5</sub>	8	5	13	18	5

Gantt chart.



P	AT	BT	STAT	WT	CT	TAT	WT
P <sub>1</sub>	0	8	19		19	19	11
P <sub>2</sub>	2	4	6		6	4	0
P <sub>3</sub>	4	9	28		28	24	15
P <sub>4</sub>	6	2	8		8	2	0
P <sub>5</sub>	8	5	13		13	5	0

$\frac{54}{5} = 10.8$        $\frac{26}{5} = 5.2$

Round Robin Algorithm:

- designs for time sharing system
- completing one system isn't imp
- same as FCFS but preemptive
- time quantum: unit of time in which processes time period is sliced
- preemptive in nature

$$TQ = 3.$$


Sequence:

Process	AT	BT	
P <sub>1</sub>	5	5 2	
P <sub>2</sub>	4	6 3	P <sub>4</sub> P <sub>5</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>6</sub>
P <sub>3</sub>	3	7 4 1	
P <sub>4</sub>	1	8 8 3 6	
P <sub>5</sub>	2	2	
P <sub>6</sub>	6	3	

| P<sub>4</sub> | P<sub>1</sub> | P<sub>3</sub> |

27 30 32 33


Gantt chart



$TQ = 3$

Date: / / . Page no:

Process	AT	BT	
P <sub>1</sub>	5	8 2	
P <sub>2</sub>	4	6 3	
P <sub>3</sub>	3	7 4	
P <sub>4</sub>	1	9 8 3	
P <sub>5</sub>	2	12	
P <sub>6</sub>	6	18	<del>(P<sub>1</sub>) P<sub>3</sub> P<sub>4</sub> P<sub>5</sub> P<sub>6</sub></del>



### Priority Scheduling

- can be preemptive/non preemptive
- each process is allocated with priority
- process with higher priority processes first execution
- in case of same priority, FCFS method is executed

### Non Preemptive

Pno.	AT	BT	Priority
------	----	----	----------

P <sub>1</sub>	0	4	2
P <sub>2</sub>	1	3	3
P <sub>3</sub>	2	1	4
P <sub>4</sub>	3	5	5
P <sub>5</sub>	4	2	5

CT TAT WT


40 4 0

15 14 8

12 10 9

9 6 1

### non preemptive



Preciptive

<u>T</u>	<u>P<sub>1</sub></u>	<u>P<sub>2</sub></u>	<u>P<sub>3</sub></u>	<u>P<sub>4</sub></u>	<u>P<sub>4</sub></u>	<u>P<sub>5</sub></u>	<u>P<sub>2</sub></u>	<u>P<sub>1</sub></u>
0	1	2	3	3	4	8	10	12

CT	TAT	WT
15	15	11
12	11	8
3	1	0
8	5	0
10	6	4


Premptive

P	Process	AT	BT	CT	TAT	WT	
2	P <sub>1</sub>	0	11	29	29	18	4862
0	P <sub>2</sub>	5	28	67	62	34	28
3	P <sub>3</sub>	12	2	27	15	13	2
1	P <sub>4</sub>	2	10	39	37	27	26
4	P <sub>5</sub>	9	15	25	16	0	26

<u>T</u>	<u>P<sub>1</sub></u>	<u>P<sub>1</sub></u>	<u>P<sub>1</sub></u>	<u>P<sub>5</sub></u>	<u>P<sub>3</sub></u>	<u>P<sub>1</sub></u>	<u>P<sub>4</sub></u>	<u>P<sub>2</sub></u>
0	5	5	9	25	27	29	39	67

Multilevel Queue Scheduling

- multiple queues
- same priority = same queue
- each queue has its own algo



- Multiprocessor scheduling
- if & multiple CPUs are available, load sharing becomes possible
  - multiple process scheduling is more complex as compared to single processor
  - In the cases when processes are homogeneous
  - thus can use any processor

Approaches to multiprocessor Scheduling.

(AP<sub>1</sub>) Master server: scheduling decisions  
I/O processing

Rest processors: user code.

- ↳ Reduces data sharing thus
- ↳ called Asymmetric multiprocessing

(AP<sub>2</sub>) ↳ each processor is self scheduling

- ↳ scheduling executes processes by having schedule in each processor
- ↳ Symmetric multiprocessing.

- ① Process Affinity - ↳ soft hard
- ② Load Balancing - ↳ push migration pull migration
- ③ Multicore Processors - ↳ coarse grained Multithreading
- ④ Virtualisation and Threading ↳ fine grained multithreading

Date: / / Page no:

Deadlock → situation when each process is holding resource and waiting for another resource acquired by some other resource.  
↳ set of processes are blocked  
cause of deadlock  
→ mutual exclusion → hold & wait → no preemption  $\rightarrow$  livelock

## Concepts of Memory mgmt:

- every process need memory for storing variables and code of instructions
- mgmt of memory is required when there are more than one process at a time.
- mgmt avoids reading/damaging of processes' memory by each other

## Functions

- ↳ keeping memory address ↳ determine allocation policy
- ↳ deallocation technique ↳ allocation technique

## Requirements

- ↳ Relocation ↳ Protection ↳ sharing
- ↳ Logical organisation ↳ physical organisation

## Address Binding

- allocates physical memory location to logical pointer by associating physical address to logical address

### Steps of binding

- ↳ compiler time: absolute code is generated at this time.  
in case memory location changes, it is necessary that code must be recompiled
- ↳ load time: compiler must generate relocatable code after compile time.
- ↳ execution time: process may move from one memory process to another thus binding is delayed till execution time.

logical address

- generated by CPU
- buffered as virtual address
- LAS (logical address space): set of all LA generated by program


- \* MMU: mapping of virtual & physical address at runtime is done by it (Memory management)
- \* Relocation register: Base Register (added to each and every address)

Physical address

- address of main memory and actually loaded into Memory Address Register
- PAS: set of all physical addresses corresponding to logical addresses
- at compile time  $PA = LA$  but at execution time  $PA \neq LA$

Swapping

- removing inactive process temporarily from memory
- done to allocate this memory to other process
- inactive process is copied to secondary mem.
- when it is swapped back, its image (executeable) is copied into new block allocated by mem. manager.




dispatcher: when a process is being decided to be executed, it is used.

Ready queue: all processes whose memory images are on the backing store or in memory and are ready to run are placed.

- address binding at load time: process is moved to same location of page one
- at execution time: can see addressed where it is computed during execution time
- well suited for time sharing OS.

\*Contiguous and non contiguous memory

- size of mem  $\propto$  access time
- thus we need 2 diff memory. Thus we have main memory & secondary



- OS will decide which process will reside in which part of MM.
- Speed ↑↑
- CPU generates LA(s.MM) which is translated into PA(M.M) using for accessing main memory.

Contiguous Memory

- Process allocation from SM to MM is contiguous (Kao et al 2013) in nature.
- whole process is fetched at once.

## ~~Advantages~~

→ access time ↓↓

\* Internal fragmentation → problem arises when

→ we have enough space for allocations but unable to do so due to space contiguous fashion.

Adv → access time ↓↓, → address translation

Disadv → external fragmentation

## Non-contiguous memory

↳ process is splitted into small chunks in order to store it in MM.

↳ eg: linked list

↳ data arranged anywhere i.e first chunk points at next chunk

↳ can't access any random chunk (except first) ~~at once~~, directly.

Adv → no external fragmentation

disadv → low access speed. i.e access time ↑↑


## contiguous memory allocation

fixed size partition

variable size partition

## Contiguous memory allocation (techniques)

- ① Fixed size partitioning:  
→ capacity is divided in fixed chunks.



Problems: Internal fragmentation

- wastage of size due to fixed partitioning as we haven't designed partition according to process size.
- one partition  $\approx$  one process
- one partition can't be reused

## ② Variable sized Partitioning (Dynamic)

- no partition of capacities initially
- no size of new chunk  $\approx$  size of process.
- no internal fragmentation

## algorithms for contiguous memory allocation

~~First fit is first process~~

~~First fit is allocation for smallest n: nth slot~~

~~First fit:~~

- follows FCFS for allocation of memory
- Searches from left to right for empty block.
- process are also chosen acc. to FCFS also
- in variable sized partition, reqd. sized is allocated and rest is partitioned for next other processes.

~~Best fit:~~

- search for every block which is free
- allocate in smaller block first which is free
- process chosen again acc. to FCFS.

- sometimes causes an external fragmentation
- fixed size: it performs best
- variable size: it performs worst.

worst fit:

- allocates largest block first which is free
- actually works best in variable size partitioning.

\* condition of external fragmentation

$$\text{size(process)} > \text{size(Available)}$$


\* Internal fragmentation = wasted in fixed sized partition

\* External fragmentation = size of process  
(case when  $\text{size(process)} > \text{size(chunk)}$ )

## Paging

### Address Translation

- CPU generates ~~absolute~~ address for SM only
- It doesn't know ~~absolute~~ <sup>address</sup> ~~physical~~
- Imp data is retrieved by converted from LA to PA
- needed as search time for SM is more due to its large size
- thus we convert LA to PA for shorter access time
- we trick SM which is contiguous memory fashion



allocation register: contains base address of L

- \* limit register: limits access of data until the authorised access. used for security issues.
  - \* process accessing gets trapped if not passes condition.
  - \*  $LA = PA + \text{ relocation register address}$
  - \*  $PA < LR$
- Paging
- we switch to non contiguous memory allocation just to eliminate problem of external fragmentation.
  - we'll partition SM as well as MM whenever we talk about non contiguous memory.
  - we will ~~pass~~ divide each part SM into equal sized partitions that is called page.

- \* pages: SM divided into equal sized partitions then it is called pages.
- we also divide MM into small equal sized partitions. these are called frames.
- \* frames: MM divided into equal sized partitions then ~~parts~~ are called frames.
- \* frame size depends on page size.  
frame size = page size
- whenever we find empty frame in MM, we just fill the space with our process divided in pages.
- done for avoiding external fragmentation
- we've divided process into pages


Address translation in Paging.

- CPLI generates LA
- LA divided into  $\rightarrow [P | d]$   
 $P$  = page no.     $d$  = instruction offset.

- CPU creates such type of LA for main contiguous memory automatically.
- frames in MM contains pages similar to linked list i.e. address of ~~next~~<sup>next</sup> page is stored as pointer in previous page.
- we have base address initially.
- if we do this then we suffer from very slow access.
- see this disadvantage.

we maintain data structure called Page Table which contain no. of entries.  
no of entries = no of pages in LSN in slot in

LA



### actual working of Paging

Advantages ↳ fast access ↳ no external fragmentation.

Disadvantage ↳ we may suffer from internal fragmentation.


Size of address ↳ no of addresses required

if we have n bit address and size of each chunk is 1B (generally) then

$$\text{size of memory} = 2^n \times 1B$$

$$2^{10} = 1K \quad 2^{20} = 1M \quad 2^{30} = 1G \quad 2^{40} = 1T \quad 2^{50} = 1P$$

Numerical on paging.




$$LA = 24B \quad PA = 16B \quad PS = 1KB$$

$$\text{Size of memory} = 2^9 \times 2^{20} \text{ bytes} = 16 \text{ MB}$$

$$\text{size of MM} = 2^6 \times 2^{10} \times 1B = 32 \text{ KB}$$


$$\text{Page size} = 1KB \quad 1024 \text{ locations} = 2^{10}$$

Page size will always be  $\leq$  memory size



segmentation

- A program is a collection of segments.
- most common way to achieve memory protection



- instruction operand contains a value that determines a segment and offset within a segment
- a segment has a set of permission & length associated with it.
- memory mgmt converts segment into memory address

### Types of Segmentation

- ① Virtual memory segment: each process is divided into no. of segments, all of which don't resident any part of time.
- ② simple segment: each process is divided into no. of segments all of which are loaded into memory of runtime.

### Segmentation with Paging


- segmentation is combined with paging
- II get better results and features
- MM  $\xrightarrow{\text{divide}}$  variable size segment  $\xrightarrow{\text{divide}}$  fixed size page
- pages are smaller than segments
- LA is represented as

Sno	Pgno	Offset
→ Segment no		
→ Page No - page number of a page		
→ Page Offset - offset of page from segment		

### Translation to LA to PA

TPL → LA | seg

→ CPU generates LA that contains



### ~~Multilevel Paging~~

### Paging Numericals.

→ LAS : size of process

→ PAS : size of MM

→ LA : NO of bits reqd. to represent LAS

→ PA : NO of bits reqd. to represent PAS

→ Pages : LAS divided in eq. blocks

→ Frames : PAS (MM) divided in eq. blocks

→ Page size = size of Partition = Frame size

→ Page offset : NO. of bits rep. particular byte in page

→ PTE : identify frame no.

→ PTS : no. of entries in page table

a. LAS = 128 KB

PAS = 128 KB

Frame size = Page size = 4 KB.

~~LA~~ LA = 128 KB

$$LA = 128 \times 2^{10} B = 2^{17} B \rightarrow 17 \text{ bits}$$

$$PA = 128 \times 2^{10} B = 2^{17} B = 17 \text{ bits}$$

Page offset  $\Rightarrow$

$$\text{Page size} = 4 \text{ KB} = 2^2 \times 2^{10} = 2^{12} B$$

12 bits.

$$\text{Pages} = \frac{128 \text{ KB}}{4 \text{ KB}} = 32 \text{ Pages}$$

Frames = 32 Frames

$$PTE = 32 \cdot 5 \quad PTS = 2^5 \times 5 = 160 \text{ Bits}$$

LAS	PAS	LA	PA	Page size	Page offset	Pages	Frames	PTE
128 KB	128 KB	17 Bits	17 Bits	4 KB	12 Bits	32	32	5 G
256 KB	1 MB	18 Bits	20 Bits	4 KB	12	64	256	8 B
1 MB	256 KB	20 Bits	18 Bits	1 KB	10	1024	3256	8 B
1 MB	512 MB	20 Bits	29 Bits	$2^{12}$	12	256	$2^{17}$	17 B
4 MB	2 MB	22 Bits	21 Bits	$2^{12}$	12	256	$2^{17}$	17 B
4 MB	4 MB	22 Bits	22 Bits	$2^{14}$	14	256	$2^{17}$	17 B

$$LA = \log_2(LAS) \quad \text{Page offset} = \log_2(\text{Page size})$$

$$PA = \log_2(PAS) \quad \text{Page size} = LAS$$

$$\text{Frames} = PAS \cdot \frac{\text{Page size}}{\text{Page size (frame)}}$$

$$PTE = \log_2(\text{frames})$$

$$PTS = \text{No. of pages} * \text{size of each entry in PTE}$$

& (for Byte addressable)

## Multilevel Paging

- more than one page table

$$A = 22 \text{ bits} \text{ thus } LAS = 2^{22} B$$

$$\text{Page size} = 4 \text{ KB} \quad \text{offset} = 2^{12} B = 12 \text{ bits}$$

$$\text{Page no} = \frac{\log_2 \text{LAS}}{\log_2 \text{Page size}} = \log_2 \text{LAS} - \log_2 \text{Page size}$$

$$\text{Page no} = LA - offset$$

$$SPP = 22 - 12 = 10$$

$$\text{Pages in process} = 2^{10} = 1 \text{ K pages}$$

$$PTE = 4 B \quad PTS = (1 \text{ K} * 4) B = 4 \text{ KB}$$

Working Set: Portion of SM in MM in that could be counted in ~~access~~

PTS referred (time period) - principle of locality

$20B \rightarrow$  Page table will be in main

64B memory

1024B

544B

1152B

256B

concept of multilevel paging

a.  $LAS = 32 \text{ Bits}$  (process size =  $2^{32}$ )

page size =  $4 \text{ KB} = \text{Frame size}$

No. of pages =  $\frac{2^{32}}{2^{12}} = 2^{20} \text{ pages}$

$PAS(\text{MM}) = 2^{44} B$  (NOT Possible but we'd assume)

No. of frames =  $\frac{2^{44}}{2^{12}} = 2^{32} \text{ Frames}$

PA = 32 Bits (bits reqd in one frame).

MN and PT doesn't contain Page no. but has there is array that hold page no. of PT outside.

PTS = no. of pages  $\times$  bits in frame

$$= 2^{20} \times 32 \text{ bits}$$

$$= 2^{20} \times 4 \text{ bytes}$$

$$= 4 \text{ MB}$$

Ans

Q. Given

$$LA = 48 \text{ bits}$$

Required data

$$01 = S1 - PT1, PT2, PT3, Address$$

$$\text{Page size} = 16 \text{ KB}$$

$$PTE = 4 \text{ B}$$

and  $2^10 = 1024$  = 2<sup>10</sup> and Split

$$LA = 48 \text{ b} \Rightarrow LASE = 2^{48} \text{ B}$$

$$\text{Page Size} = 16 \text{ KB} = 2^{14} \text{ B}$$

$$\text{No. of pages} = \frac{2^{48}}{2^{14}} = 2^{34} \text{ Pages}$$

Page table level 1.

$$\text{No. of Pages} = 2^{32}$$

$$PTS = 2^{34} \times 2^2 = 2^{36} \text{ B}$$

Since

$$2^{36} > 2^{32} \text{ bits. } PTS > \text{Page size}$$

thus we go for another level paging

Page table level 2 and

$$\frac{2^{36}}{2^{12}} \text{ No. of pages in PT2} = 2^{36} \times 2^{22} = 2^{58} \text{ pages}$$

$$PT2S = 2^{22} \times 2^2 = 2^{24} \geq 2^{14}$$

thus we go for another level paging



Page table level 3

$$\text{No. of pages} = \frac{2^{36}}{2^{14}} = 2^{24} = 2^{10} \text{ pages}$$

$$PT3S = 2^{10} \times 2^2 = 2^{12} < 2^{10}$$

Can fit in frame

CPU



$$Q. PS = 4 \text{ KB} \quad \text{Page Size} = 4 \text{ KB}$$

$$PTS = 4 \text{ KB}$$

$$PTE = 4 \text{ B}$$

Level of Paging = 1

$$LAS = ?$$

$$PT = 4 \text{ KB} \quad \text{Page size} = 4 \text{ KB}$$

thus level of paging = 1 as PT = Page Size.

$$PTS = 4 \text{ KB} \quad PTE = 4 \text{ B}$$

$$\text{No. of Pages} = \frac{4 \text{ KB}}{1 \text{ KB}} = 4 \text{ pages}$$

$$LAS =$$

$$= 1 \text{ K} \times 4 \text{ KB} = 4 \times 2^{20} \text{ B} = 4 \text{ MB}$$

Segmentation

Virtual Memory (VAS - Virtual Address Space)

→ not actual memory.

→ adv: process size > main memory, OS helps in executing process.

→ user gets illusion that MM is big enough to execute program.

→ process creation is done in SM.

→ VAS is limited to SM (being cheap).

→ process is divided in parts and MM executes all parts one by one.

\* #

Main advantage: Degree of multiprogramming ↑↑.

VIRTUAL MEMORY

Virtual Memory

- not actual memory ↳ if process
- if size (process) > size (available MM.), OS helps in execution using this concept (makes user an illusion)
- main advantage: degree of multiprogramming is high
- process area arranged in MM non-contiguously
- need 1 bit in Page table that tells whether process is present/not in MM.

→ if page we are searching is not present in MM, then it results in page fault.

### Page table attributes

	Pno	Fno	P/A	D	R	P	T
①	1000	1000	1	0	0	0	0
②	1000	1000	1	1	0	0	0
③	1000	1000	1	1	1	0	0

Pno: Process no

Fno: Frame no

P/A: present/absent in MM

D: Dirty Bit (updates)

modifications made in process in MM)

- (C) Process with Dirty Bit = 1 must need to have changes in secondary memory as well.

(this modification is called write-backs)

Reference Bit (R): no. of pages referenced in last clock cycle. are marked (those) dirty.

Protection Bit (P): rights of access to the data.

### \* Demand Paging.

→ don't load any page until required

Problem: page fault

\* Page fault: Page you are searching in MM is actually not present in MM.

\* Context switching: currently running process is stopped and OS request to start another process.

MMAT = ns      CST (V → AS) = microsecond

HD to MM = ms.      CST (OS → U) = microsecond

### \* Thrashing

Thrashing: Req'd. when there are page faults → page faults → OS fetches page from SM. and do context switching with Page in MM, if it happens at high rate, OS need to spend time for it. This is called thrashing.

- \* Locality of Reference: → ~~uses~~ only those pages all referenced that takes part in lifetime of any running process.
- Reduces the access time.
- Takes time for first time then it doesn't take much time.
- Stores pg no & fr. no after 1<sup>st</sup> access.
- Costly as it ~~is also~~ makes use of cache mem.
- Entire TLB needs to be cleared first when we want to do content switching.
- Cache memory is faster than MM but cheaper than Register.

- TLB is also called Associative memory
- makes use of TAG for frame no. searching
  - makes conversion of VAS  $\rightarrow$  TAS
  - we need to access any element for the first time in MM but after 1<sup>st</sup> access, it gets avoided as since TLB
  - thus we don't need to access MM again and again.


$$\text{TLB Hit} = (\text{TLB} + \text{MM}) \quad \text{TLB Miss} = (\text{TLB} + \text{PT} + \text{MM})$$

~~EMAT = if TLB hit = x% TLB miss = (1-x)%~~

$$\text{EMAT} = \frac{x}{100} (\text{TLB} + \text{MM}) + \left(1 - \frac{x}{100}\right) (\text{TLB} + \text{PT} + \text{MM})$$

Thrashing

Such state is called Thrashing.  
Since because of this CPU utilisation will reduce



Solution to Thrashing is Page Replacement algo.  
page fault amount & time need for memory access

### Numericals

d. Page fault service time = 10ms.

avg. memory access time = 20 ns.

one page fault generated after every  $10^6$  memory access.

$$ENAS = p \text{ (page fault service time)} + (1-p) \text{ (MAT)}$$

$$= \frac{1}{10^6} (10) * 10^6 + \left[ (1 - \frac{1}{10^6}) * 20 \right]$$
$$= 30 \text{ ns (approx)}$$

### Demand Paging

- it becomes difficult to decide whether any part of process (page) that is kept in MM could be useful or not, no info. to do
- thus to overcome this problem we have introduced demand paging.
- It suggests to keep all pages of process in SM until they are required.

### Page replacement and Frame allocation


#### Virtual Memory Implementation

Frame allocation

Page Replacement

~~frame Allocation~~


- deciding which process will get how many frames to fill pages into them.
- min limit: no of pages held by instruction (1 for code, 1 for data)
- max limit: whole process (1 for stack)



## Page Replacement Algorithm

### 1) Optimal

- that page needs to be replaced that doesn't has to be accessed much in future
- ↪ problem is we can't predict future at times
- considers future references



→ 2) LRU

~~4, 7, 6, 1,~~

2) FIFO. (First in first out)

4, 7, 6, 1, 7, 6, 1, 2, 7, 2

F = 3

→ we need a queue.

Dull

4, 7, 6, 1, 2, 7

2

4	7	6	1	7	6	12	1	1	2	7
4	7	6	1	7	6	12	1	1	2	7
7	7	6	6	7	6	12	2	7		
6	6	6	6	6	6	12	7			
PF										

total Page Faults = 6.

3) LRU (Least recently used)

4, 7, 6, 1, 7, 6, 1, 2, 7, 2.

F = 3

→ see the past data.

→ least frequently added is preferred.

4	7	6	1	7	6	1	2	7	2
4	7	6	1	7	6	1	2	7	2
7	7	6	6	7	7	7	2	7	
6	6	6	6	6	6	7	2	7	
PF									

total PF = 6.

Huge disadvantage: At times new page that has to be accessed from MM might have been replaced very just frequently by another page.

More algo:

→ not recently used PR Algo

→ Second chance PR

→ CLOCK PR.

~~types of page replacement~~

local  $\rightarrow$  even though space (MM) is free, then we'd replace page.

local  $\rightarrow$  if all the frames allocated to a process are filled and one more page needs to be added to the frame, then we'd need to replace any of the page from the allocated frame with new page irrespective that there is more space in MM.  $\uparrow$  [Preferred]

global  $\rightarrow$  New page can be replaced by any least priority page in MM irrespective of fact that we can only allocate frame. It is not necessary that we need to allocate frame only those frames that are allocated to process.

### Page Replacement algo numerical


0100 0200 0430 0499 0510 0530 0560

0120 0220 0240 0260 0320 0370

each page contains 100 records thus, pages:

1 2 4 4 5 5 5 1 2 2 2 3 3

we have only one memory frame.




No. of PF = 7.

$$\text{Hit ratio} = \frac{6}{13} = \frac{\text{TP} - \text{PF}}{\text{TP}}$$

$$\text{Miss ratio} = \frac{7}{13} = \frac{\text{PF}}{\text{Total Pages}}$$


Q. 1, 2, 3, 2, 4, 1, 3, 2, 4, 1

LRU




$$PF(LRU) = 9/10$$

Optimal



$$PF(\text{Optimal}) = 5/10$$

FIFO



$$PF(FIFO) = 6/10$$

(b) optimal < FIFO < LRU

Q. A memory page contains a heavily used variable that was initialised very early and is in constant use is removed when \_\_\_\_\_ is used.

- 1) LRU
- 2) FIFO
- 3) LFU
- 4) None

Q. → system uses FIFO policy  
→ 4 page frames with no page loaded.  
→ access pages (distinct) and then same in reverse order  
→ no. of Page faults?

- a) 196
- b) 192
- c) 197
- d) 195

sol.  $100 + 100 - 4 = 200 - 4 = 196$ .  
Pages list

Belady Anomaly  
→ no of frames allocated when increase also increases the no. of page faults occurring unanticipated  
→ This condition is called Belady's Anomaly  
→ occurs in FIFO

Stack Property  
→ identify whether Belady Anomaly will occur or not.

method  
→ page not available in frame with lower no. of frames but not in method with higher no. of frames

## Demand Segmentation

- similar to demand Paging
- used where there is insufficient hardware available to implement demand paging.
- There is valid bit in segment table that specify presence of segment in physical memory.
- absence of segment in MM results in segment fault.
- allows pages (referenced to each other) to be brought in memory together to decrease no. of page faults.

## Role of OS in security


- security mgmt of an OS helps in implementing mechanisms that secure and protect the computer system internally and externally
- OS must protect itself from security breaches such as runaway processes, memory access violations, stack overflow violations, their launching of programs with excessive privileges etc.

## Security Breaches

- occurs when an intruder gains unauthorized access to an organisation protected system and data.

- Disk Schedule
- \* we need to perform read/write op<sup>n</sup> of data present in disk.
  - \* outcomes are possible - ① success, ② failure, partial success
  - \* The techniques that OS uses to determine the request which is needed to be satisfied is called disk scheduling.
  - \* It is required to maintain efficiency and speed of process execution.

### Terminology

- \* Platter - cylindrical disks present at disk
  - \* Spindle - spins platter
  - \* Read write head: performs R/W operations.
  - \* No of read write head = 2 \* No. of platter.
  - \* Tracks: disk platter is divided into concentric tracks with concentric circles
  - \* Sectors: platter divided into small facets.
  - \* cylinders: logical view of all cylinders tracks with same radius
- $\rightarrow \text{HD} \rightarrow \text{platters} \rightarrow \text{tracks} \rightarrow \text{sectors}$
- collection      collection      collection  
of                of                of
- 
- The diagram illustrates a cross-section of a disk platter. It shows several concentric circular tracks. A single track is highlighted in blue and labeled "track". On each track, multiple segments are labeled "sector". A central vertical axis represents the spindle.

- \* seek time: time taken by magnetic heads to reach desired <sup>track</sup> segment from its initial position
- \* latency time: time taken by mag. head to reach desired sector from its initial position
- \* Slection unit = ST + LT
- \* Density: No. of bytes in unit track.
- \* Transfer time = Read Time + access Time.  
Also depends on speed of rotation of disk & no. of bytes trans ferable

Disk access Time = ST + TT + LT

Bad sectors: Sector that can't decide whether to read 0 or 1

## Disk Scheduling algo.


1) FCFS

→ first cylinder which comes first will get read/write op<sup>y</sup> first.

a. Disk has 201 cylinders, initial position of R/W head = 100. ↳ queue of disk access req:

30 85 90 105 110 135 145

0 30 85 90 100 105 110 135 145



Ans 90 is accessed after 2 seq, (30 then 85)

Total arm movement:

$$\begin{aligned} & (100-30) + (85-30) + (90-85) + (105-90) + (110-105) + (135-110) + (145- \\ & = 70 + 55 + 5 + 15 + 5 + 25 + 10 \\ & = 125 + 20 + 30 + 10 \\ & = 145 + 40 \\ & = 185 \end{aligned}$$

Adv

- each & every req: gets chance for execution
- indefinite postponement

Disadv:


- can't optimize STORAM
- doesn't give good performance at times

SSTF Disk scheduling (shortest seek time first) scheme for seek time calculated in advance. Response time  $\downarrow$  & throughput  $\uparrow$

Ans Q.

30 85 90 105 110 135 145

~~SSTF :-~~



Total arm move

90 is serviced after 2 requests (105 then 110). arm movement

$$\begin{aligned} & \therefore (110 - 100) + (110 - 90) + (90 - 85) + (135 - 85) + (145 - 135) \\ & + (145 - 30) \end{aligned}$$

$$= 10 + 20 + 5 + 50 + 10 + 115 = 130 + 55 + 125$$

$$= 30 + 180 = 210 \text{ mm distance traveled}$$

Adv


→ Avg response time  $\downarrow$  (mostly)  $\rightarrow$  seek time (in adv) it's over head

→ system throughput  $\uparrow$   $\rightarrow$  may occur starvation

3) Scan disk scheduling (elevator).

→ goes unidirectional first and then reverses order for executing rest disks.

Q. Same Q. 30 85 90 105 110 135 145



need to

go at last of one side

[Arm movement = 245]

no need to go at last